

**S/N Unknown**

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Martin Ceredig Roberts et al.

Examiner: Unknown

Serial No.: Unknown

Group Art Unit: Unknown

Filed: Herewith

Docket: 303.451US6

Title: METHOD FOR FORMING AN INTEGRATED CIRCUIT INTERCONNECT  
USING A DUAL POLY PROCESS

---

**PRELIMINARY AMENDMENT**

Box Patent Application  
Commissioner for Patents  
Washington, D.C. 20231

Before taking up the above identified application for examination, please enter the following amendments.

**IN THE SPECIFICATION**

On page 1, after the title, please insert, --This application is a Continuation of U.S. Application No. 09/351,884, filed July 13, 1999, which is a Continuation of Application No. 08/390,714, filed February 17, 1995.--

**IN THE CLAIMS**

Please cancel claims 1-33 after adding the following new claims:

34. (New) A semiconductor interconnect, comprising:
- a substrate layer having a first substrate region and a second substrate region;
  - a first silicon plug in electrical contact with the first substrate region and extending vertically above the substrate layer;
  - a second silicon plug in electrical contact with the second substrate region and extending vertically above the substrate layer;
  - an oxide layer overlaying the substrate layer and located between the first and second silicon plugs; and
  - a first silicon layer capable of electrical conduction overlaying the oxide layer and interposed between the first and second silicon plugs, the first silicon layer has only vertical interfaces with the first and the second silicon plugs.

35. (New) A semiconductor interconnect overlying a region of a substrate, comprising:
- a substrate layer having a first substrate region and a second substrate region;
  - a silicon plug in electrical contact with the first substrate region and extending vertically above the substrate layer;
  - an oxide layer overlaying a portion of the substrate layer adjacent the silicon plug; and
  - a first silicon layer capable of electrical conduction overlaying the oxide layer and adjacent the silicon plug, the first silicon layer having only vertical interfaces with the silicon plug.
36. (New) A static random access memory device having an electrical interface for connecting a first region of a substrate to a second region of the substrate, comprising:
- a first silicon plug in electrical contact with the first region of the substrate and extending vertically above the substrate;
  - a second silicon plug in electrical contact with the second region of the substrate and extending vertically above the substrate;
  - an oxide layer overlaying the substrate and located between the first and second silicon plugs; and
  - a first silicon layer capable of electrical conduction overlaying the oxide layer and interposed between the first and second silicon plugs, the first silicon layer has only vertical interfaces with the first and the second silicon plugs.
37. (New) A dynamic random access memory device having an electrical interconnect for electrically connecting a first region of a substrate and a second region of the substrate, comprising:
- a first silicon plug in electrical contact with the first region of the substrate and extending vertically above the substrate;
  - a second silicon plug in electrical contact with the second region of the substrate and extending vertically above the substrate;
  - an oxide layer overlaying the substrate and located between the first and second silicon plugs; and

a first silicon layer capable of electrical conduction overlaying the oxide layer and interposed between the first and second silicon plugs, the first silicon layer has only vertical interfaces with the first and the second silicon plugs.

38. (New) An intermediate in the manufacture of a semiconductor interconnect overlying region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide regions but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region; and

a second polycrystalline silicon layer overlying the first polycrystalline silicon layer and the first substrate region.

39. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the field oxide and gate oxide regions but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the etch stop layer and the first substrate region.

40. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the field oxide and gate oxide regions but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the etch stop layer and the first substrate region, the upper surface of the second polycrystalline silicon layer being substantially planar and aligned with the upper surface of the first polycrystalline silicon layer adjacent an interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer such that the interface has no horizontal component.

41. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

a field oxide region overlying at least a portion of the second substrate region;

a gate oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the field oxide and gate oxide regions but not the first substrate region and having a thickness selected such that the lowest upper surface of the first polycrystalline silicon layer is higher than the highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first

polycrystalline silicon layer and the second polycrystalline silicon layer.

42. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

a polycrystalline silicon plug overlying the first substrate region and having the upper surface thereof aligned with an upper surface of the polycrystalline silicon layer adjacent the second substrate region such that a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug has no horizontal component; and

a photoresist mask of material resistant to polycrystalline silicon etching overlying the polycrystalline silicon plug and an adjacent portion of the first polycrystalline layer surrounding the polycrystalline silicon plug thereby defining an electrical interconnect.

43. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

a polycrystalline silicon plug overlying the first substrate region and having an upper surface thereof aligned with an upper surface of the polycrystalline silicon layer adjacent the second substrate region such that a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug has no horizontal component; and

a photoresist mask overlying the polycrystalline silicon plug to define an electrical interconnect.

44. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;  
at least one oxide region overlying at least a portion of the second substrate region;  
a first polycrystalline silicon layer overlying the field oxide and gate oxide regions but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer.

45. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;  
an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a polycrystalline silicon plug overlying the first substrate region; and

a polycrystalline silicon layer overlying a portion of the oxide region adjacent the polycrystalline silicon plug, but not the first substrate region, the polycrystalline silicon layer having a thickness selected such that a lowest upper surface of the polycrystalline silicon layer is higher than a highest upper surface of the field oxide region, the polycrystalline silicon layer also having an upper surface thereof in the region adjacent the polycrystalline silicon plug aligned with an upper surface of the polycrystalline silicon plug such that the vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug has no horizontal component.



46. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a polycrystalline silicon plug overlying the first substrate region.

47. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

at least one oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying a portion of the field oxide and gate oxide regions adjacent the first substrate region, but not the first substrate region, and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer.

48. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region including a field oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first

polycrystalline silicon layer;

a polycrystalline silicon plug overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug; and

a titanium layer overlying the etch stop layer and the polycrystalline silicon plug layer.

49. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region including a field oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer;

a polycrystalline silicon plug overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug;

a titanium layer overlying the etch stop layer; and

a titanium silicide etch stop layer overlying the polycrystalline silicon plug layer.

50. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;



an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer;

a polycrystalline silicon plug overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug; and

a titanium silicide etch stop layer overlying the polycrystalline silicon plug layer.

51. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a buried contact region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a gate oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that the lowest upper surface of the first polycrystalline silicon layer is higher than the highest upper surface of the field oxide region;

a polycrystalline silicon plug overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug; and

a titanium silicide etch stop layer overlying the polycrystalline silicon plug.

52. (New) An intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region;

an oxide region, including a field oxide region, overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer partially overlying the oxide region adjacent the first substrate region but not overlying the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the field oxide region;

a polycrystalline silicon plug overlying the first substrate region adjacent the second

**PRELIMINARY AMENDMENT**

Serial Number: Unknown

Filing Date: Herewith

Title: METHOD FOR FORMING AN INTEGRATED CIRCUIT INTERCONNECT USING A DUAL POLY PROCESS

Page 10

Dkt: 303.451US6

substrate region such that there is only a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug; and

a titanium silicide etch stop layer overlying the polycrystalline silicon plug.

**REMARKS**

The Examiner is invited to contact the below-signed attorney if any questions remain with regard to the present application.

Respectfully submitted,

MARTIN CEREDIG ROBERTS ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938


Minneapolis, MN 55402

(612) 373-6970

Date

December 21, 2000

By

  
Charles E. Steffey  
Reg. No. 25,179

"Express Mail" mailing label number: EL618477755US

Date of Deposit: December 21, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

**S/N Unknown**

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant:	Martin Ceredig Roberts et al.	Examiner:	Unknown
Serial No.:	Unknown	Group Art Unit:	Unknown
Filed:	Herewith	Docket:	303.451US6
Title:	METHOD FOR FORMING AN INTEGRATED CIRCUIT INTERCONNECT USING A DUAL POLY PROCESS		

---

**NOTIFICATION OF CHANGE OF CORRESPONDENCE ADDRESS**

Box Patent Application  
Commissioner for Patents  
Washington, D.C. 20231

Applicant respectfully requests that all future correspondence in the above-identified patent application be addressed to:

**Customer Number 21186**, whose address is:

**Schwegman, Lundberg, Woessner & Kluth, P.A.**  
**P. O. Box 2938**  
**Minneapolis, MN 55402**

Respectfully submitted,

MARTIN CEREDIG ROBERTS ET AL.


By Applicant's Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938  
Minneapolis, MN 55402  
(612) 373-6970

Date

December 21, 2000

By



Charles E. Steffey  
Reg. No. 25,179

"Express Mail" mailing label number: EL61847775US

Date of Deposit: December 21, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.